Gestion hybride de la consommation par DPM et DVFS de MPSoC temps réel

Michel Auguin

Co-auteurs :

Muhammad Khurram Bhatti Cécile Belleudy





Laboratoire LEAT Université Nice Sophia-Antipolis, CNRS





Presentation Plan

- Problem statement
- Real Time Low Power Techniques:
 - The AsDPM technique
 - The DSF (DVFS) technique
 - The HyPowMan scheme
- Power-oriented hardware consideration
- Conclusion

Problem Statement

- An increasing number of battery-powered embedded system exploit multi-core technology, both for:
 - Performance requirements
 - Energy consideration
- Example of domains where embedded multi-core systems are considered:
 - Mobile devices, Multimedia-based equipments
 - Electronic devices for automotive, avionics...
 - i.e. systems concerned by real time behavior and energy budget constraints.

Trend (ITRS 2008 update)

• Power consumption in portable equipment



- Hardware mechanisms are available at micro-architecture level for controlling power:
 - Power switches, Vdd hopping technique
 - Level shifters, isolation cells....
- A fine control of the power architecture can be achieved, including at runtime.
- But what power control strategies could be applied, mainly at runtime, to exploit capabilities of the power-controlled HW architecture?

5 ASR 17/01/2012 M. Auguin, K. Bhatti, C. Belleudy (LEAT)

- Real-time and Multiprocessor perspective
 - Temporal correctness
 - -Scheduling technique
 - -Schedulability analysis
- Power effective perspective
 - Reduce energy/power consumption
 - Extend battery life, reduce thermal effects
 - But impact temporal characteristics!

Energy-efficiency and Scheduling correctness of Real-time Multiprocessor systems are closely related problems, which should be tackled together for best results

- Working context:
 - SMP multiprocessor architecture
 - Identical processors
 - Task model:
 - Periodic, independent tasks
 - Global scheduling
 - Full task migration scheduling
 - Simulation tool for experiments
 - STORM v3.2 (developed at IRCCyN)
 - http://storm.rts-software.org

Basic principles of DPM & DVFS

Dynamic Power Management Ti Ci to Transition penalty Ci to Transition penalty to Transition p Dynamic Voltage and Frequency Scaling





Presentation Plan

Problem statement

- Real Time Low Power Techniques:
 - The AsDPM technique
 - The DSF (DVFS) technique
 - The HyPowMan scheme
- Power-oriented hardware consideration
- Conclusion

Presentation Plan

- Problem statement
- Real Time Low Power Techniques:

• The AsDPM technique

- The DSF (DVFS) technique
- The HyPowMan scheme
- Power-oriented hardware consideration
- Conclusion

Assertive DPM

- DPM technique for only Multiprocessor systems
- Rationale
 - Non-predictive execution time of tasks
 Avoid speculation for balancing efficiency vs safety
 - Aggressive extraction of idle intervals
 Cumulated idle time suites state-transitions
 - AsDPM : Admission control for ready tasks
 - -Need-based resource utilization

Concept

13



- Working principle
 - Laxity (Li): Measure of urgency to execute (w.r.t. deadline) on a particular proc.



• Anticipative laxity (*l_i*):

-Laxity in the presence of higher-priority released tasks on particular processor

 $l_i^c = d_i - \left[t_c + C_c^{rem} + C_i^{rem} + \sum_{\tau, \in \tau^d, \tau, \lceil \pi \rceil} C_k^{rem} \right]$

- Working principle
 - Anticipative laxity (l_i) :



- Laxity Bottom Test (LBT)
 - While $I_i > 0$ starting execution of T_i could be delayed
 - Need to be reevaluated each time a task is released

- Working principle
 - Laxity Bottom Test (LBT)





- At most 2 processors
 required until next
 sched. event!
- LBT on every sched.
 event

ReTQ: Ready Task Queue RuTQ: Running Task Queue DeTQ: Deferred Task Queue

Assertive DPM - Results

- Example Configuration
 - Task Set:
 - Six tasks (n=6)
 - Hyper-period = 1200ms
 - Architecture:
 - Multiprocessor SMP architecture (PXA270)
 - Global Scheduling Policies:
 - Earliest Deadline First (EDF)
 - Least Laxity First (LLF)

PX	KA270 energy	270 energy states*	
State	$\alpha_{(mw)}$	$\psi_{(ms)}$	
S ₁ (Running)	925		
S ₂ (Idle)	260	0.001	
S_3 (Standby)	1.70	11.28	

0.16

* Values at Fref=624 MHz and Vdd=1.55Volts

S₄ (Sleep)

Task characteristics:



136

Assertive DPM – Results(cont'd)

• STORM's schedule: EDF algorithm



18

Simulation results

- EDF Scheduling
 - Energy consumption:
 - 10.40% with WCET
 - 15.86% with AET
 - State transitions
 - 74.85% with WCET
 - 74.53% with AET

Performance with WCET of tasks

Performance	EDF	EDF-AsDPM
Average power(W)	2.224	1.993
Total Energy(J)	2.671	2.393
No. of state-transitions	167	42

Performance with AET of tasks

Performance	EDF	EDF-AsDPM
Average power(W)	1.906	1.605
Total Energy(J)	2.289	1.926
No. of state-transitions	216	55

Occupancy of processors

Processor occupancy (%)	EDF	EDF-AsDPM
P ₁	86	99
P2	73	94
P ₃	56	20

Assertive DPM – Results(cont'd)

- Simulation results
 - Least Laxity First (LLF)
 - Energy consumption:
 - 9.70% with WCET
 - 17.58% with AET
 - State transitions
 - 59.76% with WCET
 - 66.35% with AET

Performance with WCET of tasks

Performance	LLF	LLF-AsDPM
Average power(W)	2.224	2.008
Total Energy(J)	2.671	2.412
No. of state-transitions	169	68

Performance with AET of tasks

Performance	LLF	LLF-AsDPM
Average power(W)	1.917	1.580
Total Energy(J)	2.303	1.898
No. of state-transitions	211	71

Occupancy of processors

Processor occupancy (%)	LLF	LLF-AsDPM
P1	83	99
P ₂	75	90
P ₃	58	26

Remarks

- Admission control principle allows need-based resource utilization
- Offline optimizations are possible
- Transition to deeper power-states is possible

Presentation Plan

Problem statement

- Contributions
 - The AsDPM technique
 - The DSF (DVFS) technique
 - The HyPowMan scheme
- Power-oriented hardware consideration
- Conclusion

DSF DVFS

- Objective: Real time scheduling And energy optimization for multiprocessor
- Underlying principle:
 - Adjust frequency (power) so as to mimic a canonical schedule of tasks (real time behavior)
 - Canonical schedule: WCET of tasks, max frequency of processors and a global real time scheduling algorithm
 - *Canonical schedulability analysis* should holds in *practical* schedule

– H. Aydin et al. (2004), V. Nélis et al. (2009)

Concept (Dynamic Slack Reclamation)



Dynamic slack is fully consumed by subsequent (single) task **Slowdown factor** does not allow a dispatched task to execute beyond its worst-case boundary defined in canonical schedule

Concept (DSR algorithm)



Calculation of canonical schedule at run time



 $T_{next} = max_priority\left[\left(T_{m+1,j}\right), \left(T_{i+1,j}\right)\right]$ $t_{earliest} = t + min_{i=1}^{m}\left[C_{i,j}\right]$ $t_{ter} = t_{earliest} + C_{next}$

Improving DSR:

- OSM (Online Speculative Mechanism) for soft real-time tasks only
 - -Tasks do not finish often with WCET
 - -Speculates on probable execution time and adjust frequency on release time
- *m*-TE (m-Task Extension) technique

-Further slowdown when only *m*-tasks are left in ready tasks queue

Results



[Nélis08, Nélis09]

27

*RBSS: Resource Based Slack Sharing Algorithm [CEA/LIST]

Remarks

- Any correct canonical schedule could be used with DSF, provided it can be computed at runtime.
- Canonical schedulability analysis can hold in Practical schedule with less computational overhead
- OSM and m-TE can further ameliorate energy savings

Presentation Plan

- Problem statement
- Real Time Low Power Techniques:
 - The AsDPM technique
 - The DSF (DVFS) technique
 - The HyPowMan scheme
- Power-oriented hardware consideration
- Conclusion

HyPowMan

- Online and adaptive interplay of DPM and DVFS using <u>machine-learning technique</u>
- Rationale
 - Both policies can outperform each other
 - -Target application and objective
 - -Scheduling algorithm
 - -Architecture configuration
 - No single policy fits perfectly most operating conditions
 - Generic scheme that can use existing policies

Concept

 Converge towards the best-performing expert within expert set only



31 ASR 17/01/2012 M. Auguin, K. Bhatti, C. Belleudy (LEAT)

Concept

Probability vector

$$H^{input} = (h_1^{input}, h_2^{input}, ..., h_N^{input})$$

 $H^{input} = W^{input} / \sum_{k=1}^{N} w_k^{input}$

N = number of experts

Values are normalized

Weight vector

$$W^{input} = (w_1^{input}, w_2^{input}, ..., w_N^{input})$$

$$l_k^{input} = \alpha l_{ke}^{input} + (1 - \alpha) l_{kp}^{input} \qquad (0 \le \alpha \le 1)$$

$$w_k^{input+1} = w_k^{input} \beta^{l_k^{input}} \qquad \qquad \beta \in [0,1]$$

32 ASR 17/01/2012 M. Auguin, K. Bhatti, C. Belleudy (LEAT)

$$\sum_{i=1}^{N} w_i^1 = 1$$

Loss factor: consists of loss in energy and loss in performance

Update weight values when idle time or slack time occur

Concept

- No intervention in decision-making process
- Selection of experts
 - -Statically selected single expert
 - -Static profiling-based experts
 - -Online selected experts
- Computation time complexity
 - Scheduling event: Bounded by the time complexity of working expert
 - -Active time: Sum of computation time of all experts

Results: bcet/wcet ratio

Synthetic task set Application (n=8, m=4)

Energy savings: 23.12% for DSF 18% for ccEDF 47.94% for timeout-DPM 47.22% for HyPowMan



Results: number of tasks

Synthetic task set Application (n=8-24, m=4) Energy savings: 18% for DSF 30.4% for ccEDF 10.2% for timeout-DPM 24.7% for HyPowMan

EDF DSF expert

24

16 number of tasks HyPowMan

timeout-DPM expert

0.1

0

Presentation Plan

- Problem statement
- Real Time Low Power Techniques:
 - The AsDPM technique
 - The DSF (DVFS) technique
 - The HyPowMan scheme
- Power-oriented hardware consideration
- Conclusion

- Design is decomposed in Power Domains: ${\color{black}\bullet}$
- Complex power domains with nested and hierarchical lacksquarepower domains. **Retention registers** Isolation cells

Vdd hopping

Standby

1.2V

1.0V

OFF

OFF

OFF

Off

OFF

OFF

OFF

OFF

OFF

Game

1.2V

OFF

1.2V

OFF

1.2V





- Processing example
- The CPU computes an image
- The CPU initializes peripherals
- The VGA displays an image

۲

- The CPU calculates a new image
- A button mapped to a GPIO is periodically checked **Periodic**





- Example of Power Domain partitioning :
 - These power architectures support the processing sequence
 - Either PD partitioning results from processing modes,
 - or application power strategy has to take PD partitioning into account

 But changing power states needs to respect precise timing sequence such that Hw is stable and coherent with processing requirements



Scheduling, schedulability have to consider these power state transitions?

Presentation Plan

- Problem statement
- Real Time Low Power Techniques:
 - The AsDPM technique
 - The DSF (DVFS) technique
 - The HyPowMan scheme
- Power-oriented hardware consideration
- Conclusion

Conclusions

- Contributions focus on scheduling-based solutions
 - Scheduling-based techniques
 - -Assertive DPM technique
 - -DSF DVFS technique
 - -HyPowMan scheme
- Proposed solutions
 - Generic for a class of scheduling algorithms
 - Trade-off between complexity and efficiency
 - Low power techniques attempt to preserve real time characteristics

Conclusions (cont'd) - Perspectives

- API and implementation consideration
 - How V or F controls decided by scheduling algorithm for a core/task could be used for power architecture design? Are they compatible with a power architecture?
- Generalization of system model
 - Task models
 - Platform models
 - Scheduling algorithms
 - Formalization of proofs for *hard real-time constraints*
- Thermal aspects